


FOR R&D LABS

DF SCD Semi Substrate

Semiconductor substrates for labs developing diamond transistors or bonded transistor devices.

Single-crystal diamond (SCD) substrates with a sub-nanometer polished, low-subsurface-damage surface for epitaxy and device fabrication. Supplied to MOSFET and transistor development labs in 18 × 18 mm, 300 μm format.



18 × 18 mm SCD substrates, 300 μm.

FRONT-SIDE ROUGHNESS

 $S_a \leq 0.5 \text{ nm}$

THERMAL CONDUCTIVITY

 $>2,000 \text{ W/mK}$

BREAKDOWN VOLTAGE

4,200 V

FORMAT

18 × 18 mm

Use it for all-diamond transistor development, epitaxy, bonding process qualification and thermal test vehicles. Compatible with the epitaxy and bonding processes listed on page 2.

^a Edge exclusion of 500 μm applied. ^b Edge exclusion of 190 μm applied. Values are typical unless min and max are given. [†] From the df.com product listing; test method not stated.

All processes listed are compatible with the Semi surface finish: polished and additionally lapped for minimal subsurface damage (Sa 0.35 nm typical). Reference bonding processes available from DF operable on tier-1 semiconductor bonding equipment at suitable chip pressure and temperature ranges.

DIAMOND  FOUNDRY